



Patent

Attorney's Docket No. ADTP0066USA

5

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of

Chih-Chung Chuang,

Shin-Jien Kuo,

10

Chao-Yun Cheng,

Shu-Feng Wu

Application No.: 10/708,642

15

Filed: March 17, 2004

For: METHOD FOR FABRICATING  
LIQUID CRYSTAL DISPLAY PANEL  
ARRAY

20

**AMENDED APPEAL BRIEF**

Assistant Commissioner for Patents

Washington, D.C. 20231

25

Sir:

This appeal is from the decision of the Examiner dated 03/09/2007, finally rejecting claims 1-12, which are reproduced as included in a Claim Appendix to this brief.

30 This amended appeal brief is in reply to the Notification of Non-Complaint  
Appeal Brief (37 CFR 41.37) dated 12/31/2007 for overcoming the deficiencies

including those listed as Items 3, 4 and 10 and also in reply to the Advisory Action dated 01/09/2008. This amended brief is a complete new brief with the required corrections as listed in the Notification of Non-Complaint Appeal Brief mentioned above.

5

The Commissioner is hereby authorized to charge any appropriate fees under 37 C.F.R. §1.16, 1.17, and 1.21 that may be required by this paper, and to credit any overpayment, to Deposit Account No. 50-3105. This paper is submitted in triplicate.

**A. Real Party in Interest**

The real party in interest of the present application is the assignee of record,  
AU Optronics Corp.

5

10

15

20

25

30

**B. Related Appeals and Interferences**

NONE

5

10

15

20

25

30

**C. Status of Claims**

Claims 1-5, and 7-12 are rejected in the Final Office Action dated March 09, 2007. Claim 6 is cancelled in an Amendments to the Claims dated May 28, 2007,  
5 Claim 7 is cancelled in an Amendments to the Claims dated Dec 05, 2007 and Claim 16 was cancelled on April 13, 2006. Claim 21 is added in an Amendments to the Claims dated Dec 05, 2007. Furthermore, the claim amendments filed on Dec 05, 2007 have been entered as indicated in the Advisory Action dated Jan 09, 2008. Claims 13-15 and 17-20 are allowed in the aforementioned Final Office Action.  
10 Applicants appeal the rejected Claims 1-5, 8-12 and 21 in this appeal brief.

15

20

25

30

**D. Status of Amendments**

5           The status of the amendments subsequent to the final rejection are stated as follows:

          Applicants have respectfully rewritten a dependent claim 7 in independent form (in the form of the newly added Claim 21) by adding thereto the limitations of the parent claims (the original Claim 1 and Claim 6) and by canceling Claim 7 and adding a new  
10   independent Claim 21 to overcome the incorrect dependency of Claim 7 in the appeal brief submitted on 11/Jul/2007. The above amendments are fully consistent with the rules outlined below:

          As recited in the MPEP 1206, rewriting dependent claims into independent form as permitted under 37 CFR 41.33(a)(2) includes the following situations:

15           (A) rewriting a dependent claim in independent form by adding thereto the limitations of the parent claim(s); and

          (B) rewriting an independent claim to incorporate therein all the subject matter of a dependent claim, canceling the dependent claim and in conjunction therewith changing the dependency of claims which had depended from the dependent claim being canceled  
20   to the amended independent claim that incorporates therein all the subject matter of the now canceled dependent claim.

          Therefore, the amendment for adding the new claim 21 should be fully permitted, and no new matter is introduced.

          Furthermore, the claim amendments filed on Dec 05, 2007, including the new  
25   claim 21, have been indeed officially entered as indicated in the Advisory Action dated Jan 09, 2008 as being in compliance with MPEP 1206 & 37 CFR 41.33.

E. Summary of Claimed Subject Matter

Applicant provides the following concise summary of the claimed subject  
5 matter defined in each of the independent claims involved in the appeal according to  
37 CFR 41.37(c)(1)(v), including references to the specification by page, paragraph,  
and line number (because there are no visible line numbers shown for each of the  
pages of the specification as filed; therefore for the sake of clarity, the line numbers  
described below are in reference with respect to each of the paragraphs in the  
10 specification; furthermore, the page numbers are reference to the page numbers  
assigned in the published copy of the present application (Pub. No. 2004/0209471 A1  
dated Oct. 21, 2004), and to the drawing, if any, by reference characters.

Independent claims 1, 13 and 21 of the present application are mapped to the  
specification and drawing(s) as follows:

15

1. A front-end array process for making a liquid crystal display panel  
(page 1, paragraph [0007], lines 1-3; pages 1-2, paragraph [0017], lines 1-3),  
comprising:

20 depositing a molybdenum-containing metal layer on a glass substrate  
(page 2, paragraph [0017], lines 4-7; page 2, paragraph [0018], lines 3-5),  
wherein said molybdenum-containing metal layer is a dual-metal layer (page 2,  
paragraph [0018], lines 3-5);

forming a patterned photoresist on said molybdenum-containing metal layer,  
wherein said patterned photoresist defines a gate and word line array pattern  
25 (page 1, paragraph [0011], lines 5-6; page 2, paragraph [0017], lines 4-5; page 2,  
paragraph [0018], lines 3-6); and

using said patterned photoresist as an etching mask (page 2, paragraph [0018],  
lines 6-7), uniformly etching said molybdenum-containing metal layer to form said  
gate and word line array pattern having substantially oblique sidewalls (page 2,  
30 paragraph [0018], lines 7-13), wherein said etching of said molybdenum-containing

metal layer uses gas mixture (page 2, paragraph [0018], lines 9-11), wherein said etching of said molybdenum-containing metal layer is detected by an end-point detection method (page 2, paragraph [0018], lines 23-26; page 2, paragraph [0019], lines 9-11).

5

13. A front-end array process for making a liquid crystal display panel (page 1, paragraph [0007], lines 1-3; pages 1-2, paragraph [0017], lines 1-3), comprising:

10 depositing a molybdenum-containing metal layer on a glass substrate  
(page 2, paragraph [0017], lines 4-7; page 2, paragraph [0018], lines 3-5);  
forming a patterned photoresist and defining a gate and word line array pattern  
on said molybdenum-containing metal layer  
(page 1, paragraph [0011], lines 5-6; page 2, paragraph [0017], lines 4-5; page 2,  
paragraph [0018], lines 3-6); and  
15 etching said molybdenum-containing metal layer by using fluorine/oxygen  
containing gas mixture containing SF<sub>6</sub>/O<sub>2</sub> with a ratio of about 700sccm/300sccm  
(Fig. 1, Example 2: O<sub>2</sub>(sccm), SF<sub>6</sub>(sccm); page 2, paragraph [0020], lines 1-27;  
page 2, paragraph [0018], lines 9-11; page 2, paragraph [0019], lines 17-21),  
and using said patterned photoresist as an etching mask (page 2, paragraph  
20 [0018], lines 6-7) to form said gate and word line array pattern (page 2, paragraph  
[0018], lines 5-6).

21. A front-end array process for making a liquid crystal display panel (page 1, paragraph [0007], lines 1-3; pages 1-2, paragraph [0017], lines 1-3), comprising:

25 depositing a molybdenum-containing metal layer on a glass substrate (page 2, paragraph [0017], lines 4-7; page 2, paragraph [0018], lines 3-5), wherein said molybdenum-containing metal layer is a dual-metal layer (paragraph [0018], lines 2-3) and said dual-metal layer is Mo/AlNd, MoW/AlNd, or MoW/Al (paragraph [0018], lines 2-3), wherein Mo and MoW are top layers, while AlNd and Al are bottom layers  
30 (paragraph [0008], lines 2-3);



forming a patterned photoresist on said molybdenum-containing metal layer, wherein said patterned photoresist defines a gate and word line array pattern (page 1, paragraph [0011], lines 5-6; page 2, paragraph [0017], lines 4-5; page 2, paragraph [0018], lines 3-6); and

5 using said patterned photoresist as an etching mask (page 2, paragraph [0018], lines 6-7), uniformly etching said molybdenum-containing metal layer to form said gate and word line array pattern having substantially oblique sidewalls (page 2, paragraph [0018], lines 7-13), wherein said etching of said molybdenum-containing metal layer uses gas mixture (page 2, paragraph [0018], lines 9-11), wherein said  
10 etching of said molybdenum-containing metal layer is detected by an end-point detection method (page 2, paragraph [0018], lines 23-26; page 2, paragraph [0019], lines 9-11).

The primary object of the present invention is to provide an improved method  
15 for fabricating liquid crystal display devices, thereby alleviating or eliminating Mura defects of LCD panels.

Another object of the present invention is to provide a method for forming a Mo/AlNd, MoW/AlNd, or MoW/Al dual-layer metal array of LCD panels by using  
20 End-Point Detection (EPD) instead of prior art time-mode etching.

The preferred embodiment of the present invention includes the steps of providing a substrate having a main surface; depositing a dual-metal layer such as Mo/AlNd, MoW/AlNd, or MoW/Al onto the main surface of the substrate; defining  
25 gate and word line patterns using layers of photoresists; and using the photoresists as an etching mask, a first metal dry etching process is carried out to etch the dual-metal layer at an etching selectivity that is significantly higher than prior art. The first metal dry etching process uses oxygen/fluorine containing an etching gas mixture and oxygen/chlorine containing an etching gas mixture to form the dual-metal gate and

word line patterns having slightly oblique sidewalls. End point detection mode is used in the first metal dry etching process.

The present invention is emphasized on the improvement of uniformly etching of the upper metal of the dual-metal layer. Further, the etching selectivity between the upper metal and the lower metal of the dual-metal layer is increased such that more reliable end-point detection in the first metal dry etching process can be used. In addition, to avoid so-called white pad effects, the ashing rate of the photoresist is reduced due to recipe change.

**F. Grounds of Rejection to be Reviewed on Appeal**

The issue on appeal is whether claims 1 and 21 are unpatentable under U.S.C. §103(a) over Hong et al. (USPN 6429057) in view of Rioux (USPN 5554488) and Kim et. al. (USPN 4981816).

**G. Argument**

1. Rejection under 35 U.S.C. 103(a) over U.S. Patent No. 6429057 in view of  
5 U.S. Patent No. 5554488 and U.S. Patent No. 4981816

The limitations in newly added Claim 21 is to be treated in the same manner as  
the limitations in finally rejected Claim 7, as noted by the Examiner in the  
Notification of Non-Complaint Appeal Brief dated Dec 31, 2007. The rejections to  
the cancelled Claim 7 therefore carry over to the newly added Claim 21 which had  
10 been entered as indicated in the Advisory Action dated Jan 09, 2008.

Claims 1 and 21 currently stand rejected under 35 U.S.C. §103(a) as being  
unpatentable over Hong et al. (USPN 6429057) in view of Rioux (USPN 5554488)  
and Kim et al. (4981816).

15 **The Rejection of Claim 1 Under 35 U.S.C. §103(a) as recited above is  
Improper.**

**2. The References**

i. Hong et al. (USPN 6429057)

20 Hong et al. discloses a front end array process for making an LCD panel (col.  
1.7-11), comprising: depositing a molybdenum-containing metal gate layer which  
consists of gate line, gate pads, and gate electrodes that can have a single or multiple  
layered structure and is deposited on a silicon substrate. Hong teaches the use of  
photolithography masking followed by dry etch to pattern the molybdenum-containing  
25 metal layer for forming both gate and data wire, but Hong fails to teach substantially  
oblique sidewalls.

ii. Rioux (USPN 5554488)

Rioux discloses a method of forming a semiconductor structure. The method  
30 provides for a gate structure comprising a multilayer metal stack characterized by

smoothly tapered sidewalls (i.e. the resulting gate structure 54, as shown in FIG. 10), with substantially no undercut in which the taper angle may be controlled. The tapered gate structure 54A comes from the second conductive layer 48 deposited over the tungsten silicide layer 46 (FIG. 7). The discontinuity 50 over the sidewall  
5 propagates into the tungsten layer 48.

iii. Kim et al. (4981816)

Kim et al. teaches a metal for fabricating contact structure through via opening in VLSI circuits employs a dual layer of refractory metal. First a thin titanium layer  
10 is deposited, over which a molybdenum layer is formed. An annealing treatment further improves contact resistance characteristics. A preferred etch resolution is achieved using RIE of molybdenum, etched until gas is cut off at the detection of the molybdenum end point.

15 **3. The Examiner's Position**

The Examiner's apparent position with respect to the rejections based on 35 U.S.C. §103(a), is that Rioux discloses a conventional method of forming Mo containing metal gate with tapered sidewalls, i.e. oblique sidewalls, formed on the surface of a semiconductor substrate through use of well known photolithography and  
20 dry etching method as recited in claim 1. The Examiner recognizes that Hong fails to teach substantially oblique sidewalls. The Examiner has attempted to remedy this deficiency by attempting to combine the tapered sidewalls disclosed in Rioux reference with Hong et al. (USPN 6429057).

25 **4. Arguments pertaining to Claim 1**

Independent claim 1 defines a front-end array process for making a liquid crystal display panel. The method includes depositing a molybdenum-containing metal layer on a glass substrate, wherein said molybdenum-containing metal layer is a dual-metal layer; forming a patterned photoresist on said molybdenum-containing metal layer, wherein said patterned photoresist defines a gate and word line array pattern; and using said patterned photoresist as an etching mask, uniformly **etching** said molybdenum-containing metal layer to form said gate and word line array pattern having substantially oblique sidewalls ... In other words, the **substantially oblique sidewalls** is the direct result of the uniformly etching of the molybdenum-containing metal layer.

The Examiner attempts to combine the method disclosed in Hong et al. (USPN 6429057) in view of the smoothly tapered sidewalls of Rioux (USPN 5554488) and Kim et al. to achieve the claimed invention.

15

-----  
-----

**2143.03 All Claim Limitations Must Be Taught or Suggested**

To establish *prima facie* obviousness of a claimed invention, all the claim limitations must be taught or suggested by the prior art. *In re Royka*, 490 F.2d 981, 180 USPQ 580 (CCPA 1974). "All words in a claim must be considered in judging the patentability of that claim against the prior art." *In re Wilson*, 424 F.2d 1382, 1385, 165 USPQ 494, 496 (CCPA 1970). If an independent claim is nonobvious under 35 U.S.C. 103, then any claim depending therefrom is nonobvious. *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988).

25

-----  
-----

*i. Improper Combination*

The Examiner alleges that Hong et al. discloses a front end array process for making the LCD panel (col. 1.7-11), comprising: depositing a

30

molybdenum-containing metal gate layer which consists of gate line, gate pads, and gate electrodes that can have a single or multiple layered structure and is deposited on a silicon substrate. Hong teaches the use of photolithography masking followed by a dry etch to pattern the molybdenum-containing metal layer for forming both gate and data wire, but fails to teach substantially oblique sidewalls. The Examiner relies on the smoothly tapered sidewalls of Rioux to overcome this deficiency. However, the applicants point out that the profile of the smoothly tapered sidewalls of Rioux is not formed by etching but by deposition.

The smoothly tapered sidewalls of Rioux are first shown in FIG. 7. A second conductive layer 48 comprising tungsten is deposited over the tungsten silicide layer 46 (FIG. 7). Simultaneously, the tapered discontinuity 50 over the sidewall propagates into the tungsten layer 48, which establishes the tapered profile. In other words, the deposition of the conductive layer 48 is the essential reason for the formation of the tapered gate structure 54.

The Examiner asserts that "Rioux discloses a conventional method of forming Mo containing metal gate with tapered sidewalls, i.e. oblique sidewalls, formed on the surface of a semiconductor substrate through use of well known photolithography and dry etching method." (emphasis added) Applicants disagree with this assertion. Given the above, as a matter of fact the **deposition** of the conductive layer 48 is the **essential reason of the formation of the tapered gate structure 54, NOT by the so-called "well known photolithography and dry etching."**

It appears that the Examiner is attempting to use non-analogous art and incorrect combination reasoning in attempting to achieve the claimed invention.

In the light of the above reasons and lack of disclosure of every feature, the applicants firmly believe that these distinct features distinguish the present invention from the combination of cited prior art references. To sum up, claims 1 is patentable  
5 over Hong et al. (US 6,429,057) in view of Rioux (US 5,554,488) and Kim et al.

Furthermore, as claims 2-5 and 8-12 are dependent upon independent claim 1, they should also be in the condition for allowance.

10           **The Rejection of Claim 21 Under 35 U.S.C. §103(a) as recited above is Improper.**

## **2. The References**

### **i. Hong et al. (USPN 6429057)**

15           Hong et al. discloses a front end array process for making an LCD panel (col. 1.7-11), comprising: depositing a molybdenum-containing metal gate layer which consists of gate line, gate pads, and gate electrodes that can have a single or multiple layered structure and is deposited on a silicon substrate. Hong teaches the use of photolithography masking followed by dry etch to pattern the molybdenum-containing  
20 metal layer for forming both gate and data wire, but Hong fails to teach substantially oblique sidewalls.

### **ii. Rioux (USPN 5554488)**

25           Rioux discloses a method of forming a semiconductor structure. The method provides for a gate structure comprising a multilayer metal stack characterized by smoothly tapered sidewalls (i.e. the resulting gate structure 54, as shown in FIG. 10), with substantially no undercut in which the taper angle may be controlled. The tapered gate structure 54A comes from the second conductive layer 48 deposited over the tungsten silicide layer 46 (FIG. 7). The discontinuity 50 over the sidewall  
30 propagates into the tungsten layer 48.



iii. Kim et al. (4981816)

Kim et al. teaches a metal for fabricating contact structure through via opening in VLSI circuits employs a dual layer of refractory metal. First a thin titanium layer is deposited, over which a molybdenum layer is formed. An annealing treatment further improves contact resistance characteristics. A preferred etch resolution is achieved using RIE of molybdenum, etched until gas is cut off at the detection of the molybdenum end point.

10           **3. The Examiner's Position**

The Examiner's apparent position with respect to the rejections based on 35 U.S.C. §103(a), is that Rioux discloses a conventional method of forming Mo containing metal gate with tapered sidewalls, i.e. oblique sidewalls, formed on the surface of a semiconductor substrate through use of well known photolithography and dry etching method as recited in Claim 21. The Examiner recognizes that Hong fails to teach substantially oblique sidewalls. The Examiner has attempted to remedy this deficiency by attempting to combine the tapered sidewalls disclosed in Rioux reference with Hong et al. (USPN 6429057). In addition, the Examiner recognizes that Hong does not specifically point out top and bottom layers but Hong's first embodiment teaches use of dual layers of Al-Nd and Mo-W.

**4. Arguments pertaining to Claim 21**



Independent claim 21 defines a front-end array process for making a liquid crystal display panel. The method includes depositing a molybdenum-containing metal layer on a glass substrate, wherein said molybdenum-containing metal layer is a dual-metal layer, the dual-metal layer is Mo/AlNd, MoW/AlNd, or MoW/Al, wherein Mo and MoW are top layers, while AlNd and Al are bottom layers; forming a patterned photoresist on said molybdenum-containing metal layer, wherein said patterned photoresist defines a gate and word line array pattern; and using said patterned photoresist as an etching mask, uniformly **etching** said molybdenum-containing metal layer to form said gate and word line array pattern having substantially oblique sidewalls ... In other words, the **substantially oblique sidewalls** is the direct result of the uniformly etching of the molybdenum-containing metal layer.

The Examiner attempts to combine the method disclosed in Hong et al. (USPN 6429057) in view of the smoothly tapered sidewalls of Rioux (USPN 5554488) and Kim et al. to achieve the claimed invention.

---

**2143.03 All Claim Limitations Must Be Taught or Suggested**

To establish *prima facie* obviousness of a claimed invention, all the claim limitations must be taught or suggested by the prior art. *In re Royka*, 490 F.2d 981, 180 USPQ 580 (CCPA 1974). "All words in a claim must be considered in judging the patentability of that claim against the prior art." *In re Wilson*, 424 F.2d 1382, 1385, 165 USPQ 494, 496 (CCPA 1970). If an independent claim is nonobvious under 35 U.S.C. 103, then any claim depending therefrom is nonobvious. *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988).

---

30                    i.        *Improper Combination*

The Examiner alleges that Hong et al. discloses a front end array process for making the LCD panel (col. 1.7-11), comprising: depositing a molybdenum-containing metal gate layer which consists of gate line, gate pads, and gate electrodes that can have a single or multiple layered structure and is deposited on a silicon substrate. Hong teaches the use of photolithography masking followed by a dry etch to pattern the molybdenum-containing metal layer for forming both gate and data wire, but fails to teach substantially oblique sidewalls. The Examiner relies on the smoothly tapered sidewalls of Rioux to overcome this deficiency. However, the applicants point out that the profile of the smoothly tapered sidewalls of Rioux is not formed by etching but by deposition.

The smoothly tapered sidewalls of Rioux are first shown in FIG. 7. A second conductive layer 48 comprising tungsten is deposited over the tungsten silicide layer 46 (FIG. 7). Simultaneously, the tapered discontinuity 50 over the sidewall propagates into the tungsten layer 48, which establishes the tapered profile. In other words, the deposition of the conductive layer 48 is the essential reason for the formation of the tapered gate structure 54.

The Examiner asserts that "Rioux discloses a conventional method of forming Mo containing metal gate with tapered sidewalls, i.e. oblique sidewalls, formed on the surface of a semiconductor substrate through use of well known photolithography and dry etching method." (emphasis added) Applicants disagree with this assertion. Given the above, as a matter of fact the **deposition** of the conductive layer 48 is the **essential reason of the formation of the tapered gate structure 54, NOT by the so-called "well known photolithography and dry etching."**

It appears that the Examiner is attempting to use non-analogous art and incorrect combination reasoning in attempting to achieve the claimed invention.

In the light of the above reasons and lack of disclosure of every feature, the applicants firmly believe that these distinct features distinguish the present invention  
5 from the combination of cited prior art references. To sum up, Claims 1 and 21 are patentable over Hong et al. (US 6,429,057) in view of Rioux (US 5,554,488) and Kim et al.

## H. CONCLUSION

For at least the reasons set forth above, it is respectfully submitted that the rejection of claims 1-5 and 8-12 and 21 are improper and should be reversed.

Respectfully submitted,

5

10

Winton Harris

By:

Winston Hsu,  
Patent Agent No. 41,526

P.O. Box 1404

15 Alexandria, Virginia 22313-1404  
(703) 836-6620

Date: 01/21/2008

20

25

## Claims Appendix

Claims 1-5, 8-12, and 21 ON APPEAL:

5

1. (Previously presented) A front-end array process for making a liquid crystal display panel, comprising:

depositing a molybdenum-containing metal layer on a glass substrate, wherein said molybdenum-containing metal layer is a dual-metal layer;

10 forming a patterned photoresist on said molybdenum-containing metal layer, wherein said patterned photoresist defines a gate and word line array pattern; and

using said patterned photoresist as an etching mask, uniformly etching said molybdenum-containing metal layer to form said gate and word line array pattern having substantially oblique sidewalls, wherein said etching of said  
15 molybdenum-containing metal layer uses gas mixture, wherein said etching of said molybdenum-containing metal layer is detected by an end-point detection method.

2. (Original) The front-end array process for making a liquid crystal display panel according to claim 1 wherein after said etching of said molybdenum-containing metal  
20 layer, an over etching is carried out.

3. (Previously presented) The front-end array process for making a liquid crystal display panel according to claim 1 wherein said gas mixture is SF<sub>6</sub>/O<sub>2</sub> having a ratio of about 700sccm/300sccm.

25

4. (Original) The front-end array process for making a liquid crystal display panel according to claim 1 wherein said etching of said molybdenum-containing metal layer is executed under a process pressure higher than 25 mTorr.

30 5. (Original) The front-end array process for making a liquid crystal display panel

according to claim 1 wherein said etching of said molybdenum-containing metal layer is further controlled by a source power, a bias power, process pressure, oxygen flowrate and flowrate of fluorine containing gas.

5 6. (Canceled)

7. (Canceled)

8. (Original) The front-end array process for making a liquid crystal display panel  
10 according to claim 1 wherein said etching of said molybdenum-containing metal layer is detected by an end-point detection method at an wavelength of about 704nm.

9. (Original) The front-end array process for making a liquid crystal display panel according to claim 1 wherein said gas mixture is oxygen/fluorine containing.

15

10. (Original) The front-end array process for making a liquid crystal display panel according to claim 1 wherein said gas mixture is oxygen/chlorine containing.

11. (Original) The front-end array process for making a liquid crystal display panel  
20 according to claim 1 wherein said gas mixture is oxygen/chlorine/fluorine containing.

12. (Original) The front-end array process for making a liquid crystal display panel according to claim 1 wherein said gas mixture is SiF<sub>6</sub>/O<sub>2</sub> containing.

25 21. (Previously presented) A front-end array process for making a liquid crystal display panel, comprising:

depositing a molybdenum-containing metal layer on a glass substrate, wherein said molybdenum-containing metal layer is a dual-metal layer and said dual-metal layer is Mo/AlNd, MoW/AlNd, or MoW/Al, wherein Mo and MoW are top layers,  
30 while AlNd and Al are bottom layers;

forming a patterned photoresist on said molybdenum-containing metal layer,  
wherein said patterned photoresist defines a gate and word line array pattern; and

using said patterned photoresist as an etching mask, uniformly etching said  
molybdenum-containing metal layer to form said gate and word line array pattern  
5 having substantially oblique sidewalls, wherein said etching of said  
molybdenum-containing metal layer uses gas mixture, wherein said etching of said  
molybdenum-containing metal layer is detected by an end-point detection method.

10

15

20

25

30

**Evidence Appendix**

NONE

5

10

15

20

25

30



**Related Proceedings Appendix**

NONE